

## Freeform Search

---

<b>Database:</b>	<div style="background-color: black; color: white; padding: 2px;">US Pre-Grant Publication Full-Text Database</div> US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins
<b>Term:</b>	L1 and (end near10 transfer) <div style="text-align: right;"> <input type="button" value="▲"/>  <input type="button" value="▼"/> </div>
<b>Display:</b>	<input type="text" value="10"/> Documents in <b>Display Format:</b> <input type="text" value="CIT"/> Starting with Number <input type="text" value="1"/>
<b>Generate:</b> <input type="radio"/> Hit List <input checked="" type="radio"/> Hit Count <input type="radio"/> Side by Side <input type="radio"/> Image	

---

---

### Search History

---

**DATE:** Tuesday, February 27, 2007   
 [Purge Queries](#)   
 [Printable Copy](#)   
 [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u> <small>side by side</small>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> <small>result set</small>
<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L3</u> L1 and (end near10 transfer)	1	<u>L3</u>
<u>L2</u> L1 and (address near10 end near10 transfer)	0	<u>L2</u>
<u>L1</u> processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	89	<u>L1</u>

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
L5 and (end near10 transfer)	3

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L6



Refine Search

Recall Text



Clear

Interrupt

### Search History

DATE: Tuesday, February 27, 2007   [Purge Queries](#)   [Printable Copy](#)   [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L6</u>	l5 and (end near10 transfer)	3	<u>L6</u>
<u>L5</u>	processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	125	<u>L5</u>
<u>L4</u>	processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	125	<u>L4</u>
	<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L3</u>	L1 and (end near10 transfer)	1	<u>L3</u>
<u>L2</u>	L1 and (address near10 end near10 transfer)	0	<u>L2</u>
<u>L1</u>	processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	89	<u>L1</u>

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
(439/68  716/16  716/17  710/100  710/300  710/8  710/72  710/305  712/11  712/14  712/18  326/38  326/39  326/41).ccls.	11140

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L7

Refine Search

Recall Text

Clear

Interrupt

### Search History

DATE: Tuesday, February 27, 2007    [Purge Queries](#)    [Printable Copy](#)    [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u> side by side	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L7</u> 710/100,300,8,72,305;712/11,14,18;716/16,17;326/38,39,41;439/68.ccls.	11140	<u>L7</u>
<u>L6</u> 15 and (end near10 transfer)	3	<u>L6</u>
<u>L5</u> processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	125	<u>L5</u>
<u>L4</u> processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	125	<u>L4</u>
<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L3</u> L1 and (end near10 transfer)	1	<u>L3</u>
<u>L2</u> L1 and (address near10 end near10 transfer)	0	<u>L2</u>
<u>L1</u> processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	89	<u>L1</u>

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
L4 and L7	3

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L9

Refine Search

Recall Text

Clear

Interrupt

### Search History

DATE: Tuesday, February 27, 2007   [Purge Queries](#)   [Printable Copy](#)   [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u> side by side	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L9</u> L4 and L7	3	<u>L9</u>
<u>L8</u> L1 and L7	0	<u>L8</u>
<u>L7</u> 710/100,300,8,72,305;712/11,14,18;716/16,17;326/38,39,41;439/68.ccls.	11140	<u>L7</u>
<u>L6</u> L5 and (end near10 transfer)	3	<u>L6</u>
<u>L5</u> processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	125	<u>L5</u>
<u>L4</u> processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	125	<u>L4</u>
<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L3</u> L1 and (end near10 transfer)	1	<u>L3</u>
<u>L2</u> L1 and (address near10 end near10 transfer)	0	<u>L2</u>
<u>L1</u> processor near10 cell near10 (configurable or programmable) near10 (function or interconnection or connection)	89	<u>L1</u>


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "( ( processor&lt;in&gt;metadata ) &lt;and&gt; ( cell&lt;in&gt;metadata ) )&lt;and&gt; ( program\*&lt;in&gt;metad

☐ e-mail

Your search matched 35 of 1504745 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search

 
☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ 1. **Data-driven array processor for video signal processing**  
Schmidt, U.; Caesar, K.; Himmel, T.;  
[Consumer Electronics, IEEE Transactions on](#)  
Volume 36, Issue 3, Aug 1990 Page(s):327 - 333  
Digital Object Identifier 10.1109/30.103139  
[AbstractPlus](#) | Full Text: [PDF](#)(616 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 2. **Software detection mechanisms providing full coverage against single bi**  
Nicolescu, B.; Savaria, Y.; Velazco, R.;  
[Nuclear Science, IEEE Transactions on](#)  
Volume 51, Issue 6, Part 2, Dec. 2004 Page(s):3510 - 3518  
Digital Object Identifier 10.1109/TNS.2004.839110  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(624 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 3. **Optimizing Compiler for the CELL Processor**  
Eichenberger, A.E.; O'Brien, K.; Peng Wu; Tong Chen; Oden, P.H.; Prener, D., J.C.; Byoungro So; Sura, Z.; Wang, A.; Tao Zhang; Peng Zhao; Gschwind, M.;  
[Parallel Architectures and Compilation Techniques, 2005. PACT 2005. 14th Int Conference on](#)  
17-21 Sept. 2005 Page(s):161 - 172  
Digital Object Identifier 10.1109/PACT.2005.33  
[AbstractPlus](#) | Full Text: [PDF](#)(288 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 4. **A constraints programming approach to communication scheduling on S architectures**  
Wolinski, C.; Kuchcinski, K.; Gokhale, M.;  
[Digital System Design, 2004. DSD 2004. Euromicro Symposium on](#)  
31 Aug.-3 Sept. 2004 Page(s):308 - 315  
Digital Object Identifier 10.1109/DSD.2004.1333291  
[AbstractPlus](#) | Full Text: [PDF](#)(505 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 5. **Clocking arbitrarily large computing structures under constant skew bou**  
El-Amawy, A.;  
[Parallel and Distributed Systems, IEEE Transactions on](#)

Volume 4, Issue 3, March 1993 Page(s):241 - 255

Digital Object Identifier 10.1109/71.210808

[AbstractPlus](#) | Full Text: [PDF](#)(1164 KB) IEEE JNL

[Rights and Permissions](#)

- ☐ 6. **A 0.8- $\mu$ m CMOS two-dimensional programmable mixed-signal focal-plane with on-chip binary imaging and instructions storage**  
Dominguez-Castro, R.; Espejo, S.; Rodriguez-Vazquez, A.; Carmona, R.A.; Fo Zarandy, A.; Szolgay, P.; Sziranyi, T.; Roska, T.;  
[Solid-State Circuits, IEEE Journal of](#)  
Volume 32, Issue 7, July 1997 Page(s):1013 - 1026  
Digital Object Identifier 10.1109/4.597292  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(400 KB) IEEE JNL  
[Rights and Permissions](#)
  
- ☐ 7. **Toward hardware building blocks for software-only real-time video processing: MOVIE approach**  
Charot, F.; Le Fol, G.; Lemonnier, P.; Wagner, C.; Barzic, R.; Bouville, C.;  
[Circuits and Systems for Video Technology, IEEE Transactions on](#)  
Volume 9, Issue 6, Sept. 1999 Page(s):882 - 894  
Digital Object Identifier 10.1109/76.785726  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(292 KB) IEEE JNL  
[Rights and Permissions](#)
  
- ☐ 8. **Real-time software for the wire per wire X-ray data acquisition system**  
Briquet-Laugier, F.; Baumlín, P.; Boulin, C.; Golding, F.; Koch, M.; Epstein, A.;  
[Nuclear Science, IEEE Transactions on](#)  
Volume 47, Issue 2, Part 1, April 2000 Page(s):284 - 287  
Digital Object Identifier 10.1109/23.846165  
[AbstractPlus](#) | Full Text: [PDF](#)(260 KB) IEEE JNL  
[Rights and Permissions](#)
  
- ☐ 9. **A general-purpose processor-per-pixel analog SIMD vision chip**  
Dudek, P.; Hicks, P.J.;  
[Circuits and Systems I: Regular Papers, IEEE Transactions on \[see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on\]](#)  
Volume 52, Issue 1, Jan. 2005 Page(s):13 - 20  
Digital Object Identifier 10.1109/TCSI.2004.840093  
[AbstractPlus](#) | Full Text: [PDF](#)(992 KB) IEEE JNL  
[Rights and Permissions](#)
  
- ☐ 10. **Stack operations folding in Java processors**  
Chang, L.-C.; Ton, L.-R.; Kao, M.-F.; Chung, C.-P.;  
[Computers and Digital Techniques, IEE Proceedings-](#)  
Volume 145, Issue 5, Sept. 1998 Page(s):333 - 340  
[AbstractPlus](#) | Full Text: [PDF](#)(832 KB) IET JNL
  
- ☐ 11. **Real time digital signal processing implementation for an APD-based PEWEE detectors**  
Fontaine, R.; Tetrault, M.-A.; Belanger, F.; Viscogliosi, N.; Himmich, R.; Michai S.; Leroux, J.-D.; Semmaoui, H.; Berard, P.; Cadorette, J.; Pepin, C.M.; Lecomte, J.;  
[Real Time Conference, 2005. 14th IEEE-NPSS](#)  
4-10 June 2005 Page(s):5 pp.  
Digital Object Identifier 10.1109/RTC.2005.1547421  
[AbstractPlus](#) | Full Text: [PDF](#)(322 KB) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ 12. **A programmable array processor architecture for flexible approximate st algorithms**

Michailidis, P.D.; Margaritis, K.G.;  
Parallel Processing, 2005. ICPP 2005 Workshops. International Conference W  
14-17 June 2005 Page(s):201 - 209  
Digital Object Identifier 10.1109/ICPPW.2005.15  
AbstractPlus | Full Text: PDF(168 KB) IEEE CNF  
Rights and Permissions

- ☐ 13. **HiBRID-SoC: a multi-core SoC architecture for multimedia signal process**  
Stolberg, H.-J.; Berekovic, M.; Friebe, L.; Moch, S.; Kulaczewski, M.B.; Dehnh:  
P.;  
Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on  
27-29 Aug. 2003 Page(s):189 - 194  
AbstractPlus | Full Text: PDF(533 KB) IEEE CNF  
Rights and Permissions

- ☐ 14. **Global address space, non-uniform bandwidth: a memory system perform**  
**characterization of parallel systems**  
Stricker, T.; Cross, T.;  
High-Performance Computer Architecture, 1997., Third International Symposi  
1-5 Feb. 1997 Page(s):168 - 179  
Digital Object Identifier 10.1109/HPCA.1997.569658  
AbstractPlus | Full Text: PDF(1292 KB) IEEE CNF  
Rights and Permissions

- ☐ 15. **Real time digital signal processing implementation for an APD-based PE**  
**phoswich detectors**  
Fontaine, R.; Tetrault, M.-A.; Belanger, F.; Viscogliosi, N.; Himmich, R.; Michai  
S.; Leroux, J.-D.; Semmaoui, H.; Berard, P.; Cadorette, J.; Pepin, C.M.; Lecom  
Nuclear Science, IEEE Transactions on  
Volume 53, Issue 3., Part 1, June 2006 Page(s):784 - 788  
Digital Object Identifier 10.1109/TNS.2006.875441  
AbstractPlus | Full Text: PDF(1176 KB) IEEE JNL  
Rights and Permissions

- ☐ 16. **A programmable analog VLSI neural network processor for communicati**  
Choi, J.; Bang, S.H.; Sheu, B.J.;  
Neural Networks, IEEE Transactions on  
Volume 4, Issue 3, May 1993 Page(s):484 - 495  
Digital Object Identifier 10.1109/72.217191  
AbstractPlus | Full Text: PDF(1440 KB) IEEE JNL  
Rights and Permissions

- ☐ 17. **FPGA implementation of 1D wave equation for real-time audio synthesis**  
Gibbons, J.A.; Howard, D.M.; Tyrrell, A.M.;  
Computers and Digital Techniques, IEE Proceedings-  
Volume 152, Issue 5, 9 Sept. 2005 Page(s):619 - 631  
Digital Object Identifier 10.1049/ip-cdt:20045178  
AbstractPlus | Full Text: PDF(576 KB) IET JNL

- ☐ 18. **A study of the energy consumption characteristics of cryptographic algo**  
**security protocols**  
Potlapally, N.R.; Ravi, S.; Raghunathan, A.; Jha, N.K.;  
Mobile Computing, IEEE Transactions on  
Volume 5, Issue 2, Feb. 2006 Page(s):128 - 143  
Digital Object Identifier 10.1109/TMC.2006.16  
AbstractPlus | Full Text: PDF(2976 KB) IEEE JNL  
Rights and Permissions

19. **SoC with an integrated DSP and a 2.4-GHz RF transmitter**

- ☐ Staszewski, R.B.; Staszewski, R.; Wallberg, J.L.; Jung, T.; Chih-Ming Hung; Ji Leipold, D.; Maggio, K.; Balsara, P.T.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
Volume 13, Issue 11, Nov. 2005 Page(s):1253 - 1265  
Digital Object Identifier 10.1109/TVLSI.2005.859587  
[AbstractPlus](#) | Full Text: [PDF](#)(1624 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 20. **Power tracking for nonlinear PV sources with coupled inductor SEPIC co**  
Veerachary, M.;  
Aerospace and Electronic Systems, IEEE Transactions on  
Volume 41, Issue 3, July 2005 Page(s):1019 - 1029  
Digital Object Identifier 10.1109/TAES.2005.1541446  
[AbstractPlus](#) | Full Text: [PDF](#)(451 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 21. **A data-driven VLSI array for arbitrary algorithms**  
Koren, I.; Mendelson, B.; Peled, I.; Silberman, G.M.;  
Computer  
Volume 21, Issue 10, Oct. 1988 Page(s):30 - 43  
Digital Object Identifier 10.1109/2.7055  
[AbstractPlus](#) | Full Text: [PDF](#)(1140 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 22. **The ZEUS central tracking detector first level trigger processor**  
Hallsall, R.; Jaroslowski, S.; Madani, S.; Heath, G.P.; Wills, H.H.; Lancaster, M  
Silvester, I.M.;  
Nuclear Science, IEEE Transactions on  
Volume 37, Issue 3, Part 1-2, June 1990 Page(s):1203 - 1207  
Digital Object Identifier 10.1109/23.57367  
[AbstractPlus](#) | Full Text: [PDF](#)(332 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 23. **A multichip superconducting microcomputer ETL-JC1**  
Takada, S.; Nakagawa, H.; Kurosawa, I.; Aoyagi, M.; Kosaka, S.; Okada, Y.; I  
Magnetics, IEEE Transactions on  
Volume 27, Issue 2, Part 4, Mar 1991 Page(s):2610 - 2617  
Digital Object Identifier 10.1109/20.133749  
[AbstractPlus](#) | Full Text: [PDF](#)(1260 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 24. **An expert system approach for cellular CDMA**  
Ulloa, J.A.; Taylor, D.P.; Poehlman, W.F.S.;  
Vehicular Technology, IEEE Transactions on  
Volume 44, Issue 1, Feb. 1995 Page(s):146 - 154  
Digital Object Identifier 10.1109/25.350280  
[AbstractPlus](#) | Full Text: [PDF](#)(852 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 25. **System design for pixel-parallel image processing**  
Gealow, J.C.; Herrmann, F.P.; Hsu, L.T.; Sodini, C.G.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
Volume 4, Issue 1, March 1996 Page(s):32 - 41  
Digital Object Identifier 10.1109/92.486079  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1248 KB) IEEE JNL  
[Rights and Permissions](#)




[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(( processor&lt;in&gt;metadata ) &lt;and&gt; ( cell&lt;in&gt;metadata ) )&lt;and&gt; ( program\*&lt;..."

☐ e-mail

Your search matched 35 of 1504745 documents.

A maximum of 35 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## » Search Options

[View Session History](#)
[New Search](#)

## Modify Search

(( processor&lt;in&gt;metadata ) &lt;and&gt; ( cell&lt;in&gt;metadata ) )&lt;and&gt; ( program\*&lt;in&gt;metad

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

[Select All](#) [Deselect All](#)

- ☐ 26. Design of a 32 b monolithic microprocessor based on GaAs HMESFET to Tien, C.-K.V.; Lewis, K.; Greub, H.J.; Tsen, T.; McDonald, J.F.; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 5, Issue 2, June 1997 Page(s):238 - 243 Digital Object Identifier 10.1109/92.585228 [AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(152 KB) IEEE JNL [Rights and Permissions](#)
- ☐ 27. A DSP-based hearing instrument IC Neuteboom, H.; Kup, B.M.J.; Janssens, M.; Solid-State Circuits, IEEE Journal of Volume 32, Issue 11, Nov. 1997 Page(s):1790 - 1806 Digital Object Identifier 10.1109/4.641702 [AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(320 KB) IEEE JNL [Rights and Permissions](#)
- ☐ 28. A programmable focal-plane MIMD image processor chip Etienne-Cummings, R.; Kalayjian, Z.K.; Donghui Cai; Solid-State Circuits, IEEE Journal of Volume 36, Issue 1, Jan. 2001 Page(s):64 - 73 Digital Object Identifier 10.1109/4.896230 [AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(304 KB) IEEE JNL [Rights and Permissions](#)
- ☐ 29. Bottlenecks in multimedia processing with SIMD style extensions and an enhancements Talla, D.; John, L.K.; Burger, D.; Computers, IEEE Transactions on Volume 52, Issue 8, Aug. 2003 Page(s):1015 - 1031 Digital Object Identifier 10.1109/TC.2003.1223637 [AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(3468 KB) IEEE JNL [Rights and Permissions](#)
- ☐ 30. The Space Technology 8 mission Franklin, S.; Jentung Ku; Spence, B.; McEachen, M.; White, S.; Samson, J.; S. J.; Aerospace Conference, 2006 IEEE 4-11 March 2006 Page(s):16 pp.

Digital Object Identifier 10.1109/AERO.2006.1655767

[AbstractPlus](#) | Full Text: [PDF\(880 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

- ☐ **31. A comparison of sequential function chart and object-modelling PLC pro**  
Hajarnavis, V.; Young, K.;  
[American Control Conference, 2005. Proceedings of the 2005](#)  
8-10 June 2005 Page(s):2034 - 2039 vol. 3  
Digital Object Identifier 10.1109/ACC.2005.1470269  
[AbstractPlus](#) | Full Text: [PDF\(416 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **32. Using warp as a supercomputer in signal processing**  
Annaratone, M.; Arnould, E.; Kung, H.; Menzilcioglu, O.;  
[Acoustics, Speech, and Signal Processing, IEEE International Conference on](#)  
Volume 11, Apr 1986 Page(s):2895 - 2898  
[AbstractPlus](#) | Full Text: [PDF\(184 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **33. Evaluation of the Raw microprocessor: an exposed-wire-delay architectu**  
**streams**  
Taylor, M.B.; Psota, J.; Saraf, A.; Shnidman, N.; Strumpen, V.; Frank, M.; Ama  
Agarwal, A.; Lee, W.; Miller, J.; Wentzlaff, D.; Bratt, I.; Greenwald, B.; Hoffman  
P.; Kim, J.;  
[Computer Architecture, 2004. Proceedings. 31st Annual International Symposi](#)  
19-23 June 2004 Page(s):2 - 13  
Digital Object Identifier 10.1109/ISCA.2004.1310759  
[AbstractPlus](#) | Full Text: [PDF\(516 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **34. DATE panel chips of the future: soft, crunchy or hard?**  
Paulin, P.G.;  
[Design, Automation and Test in Europe Conference and Exhibition, 2004. Pro](#)  
Volume 2, 16-20 Feb. 2004 Page(s):844 - 849 Vol.2  
Digital Object Identifier 10.1109/DATE.2004.1268990  
[AbstractPlus](#) | Full Text: [PDF\(243 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **35. Mapping the MD5 hash algorithm onto the NAPA architecture**  
Arnold, J.M.;  
[FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposiu](#)  
15-17 April 1998 Page(s):267 - 268  
Digital Object Identifier 10.1109/FPGA.1998.707910  
[AbstractPlus](#) | Full Text: [PDF\(92 KB\)](#) IEEE CNF  
[Rights and Permissions](#)